EE 330 Fall 2022 Homework 6 Solutions

Problem 1: Assume a resistor has a resistance of 1k a at T = 300°k. If the TCR of this resistor is constant of value 2000ppm/oc, what will be the resistance at T = 350° k7.

$$R(T_{2}) = R(T_{1}) \left[1 + (T_{2} - T_{1}) \frac{TCR}{10^{6}} \right] =$$

$$R(350^{\circ}k) = R(300^{\circ}k) \left[1 + (350 - 300) \frac{2000}{10^{6}} \right]$$

$$R(350^{\circ}k) = 1000 \left[1 + (50 \times \frac{2000}{10^{6}}) \right] = 1100 \Omega = 1.1 \text{ k}\Omega$$

2.

We got the value of resistivity based on the doping density.

Doping density > 5 × 10 cm 3
Resistivity → 9.045_2-cm
R = pL = 9.045 × 0.2 = 24.12KSZ
WH 0.015 × 0.005

From Lecture 13
$$R(T_2) = R(T_1) \left[1 + (T_2 - T_1) \frac{TCR}{10^6} \right]$$

$$\begin{aligned} & \text{tore fore} \;, \\ & \text{R_1}(T_2) + \text{R_2}(T_2) = \text{R_1}(T_1) \bigg[1 + (T_2 - \overline{T_1}) \frac{\text{$T_1 \in R$}}{10^6} \bigg] + \text{R_2}(T_1) \bigg[1 + (T_2 - \overline{T_1}) \frac{\text{$T_1 \in R$}}{10^6} \bigg] \\ & = \text{R_1}(T_1) + \text{R_1}(T_1) (T_2 - \overline{T_1}) \frac{\text{$T_1 \in R$}}{10^6} \; + \; \text{R_2}(T_1) + \text{R_2}(T_1) (T_2 - \overline{T_1}) \frac{\text{$T_1 \in R$}}{10^6} \\ & = \; \text{R_1}(T_1) + \text{R_2}(T_1) + (T_2 - \overline{T_1}) \bigg[\text{R_1}(T_1) \frac{\text{$T_1 \in R$}}{10^6} \; + \; \text{R_2}(T_1) \frac{\text{$T_1 \in R$}}{10^6} \bigg] \end{aligned}$$

$$= 10 \times 10^{3} + (\overline{1}_{2} - \overline{1}_{1}) \left[3000 \left(\frac{1200}{10^{6}} \right) + 7000 \left(\frac{860}{10^{6}} \right) \right]$$

$$= 10 \times 10^{3} + 10 \times 10^{3} (\overline{1}_{2} - \overline{1}_{1}) \frac{200}{10^{6}} = 10 \times 10^{3} \left[1 + (\overline{1}_{2} - \overline{1}_{1}) \frac{200}{10^{6}} \right]$$
This implies that the equivalent TCR is $200 \text{ ppm} / ^{\circ}\text{C}$

The TCR of the 10K resistor will be -1200ppm/C. We can say that the TCR of the series connection is lower than the TCR of the 10k resistor.

3dB frequency = Cut off frequency = fz = 10MHz

$$\Rightarrow c = \frac{1}{2\pi \kappa f_c} = \frac{1}{2\pi \kappa i \sigma_{10}^3 \kappa_{10} \kappa_{10}^6} = 1.692 \text{ m/s}^{12} = 1.592 \text{ p}^{\text{F}}$$

$$\rightarrow \text{ Unrig} \quad R(\overline{I_2}) = R(\overline{I_1}) \left[1 + (\overline{I_2} - \overline{I_1}) \frac{2300}{10^6} \right]$$

$$C(\overline{I_2}) = C(\overline{I_1}) \left[1 + (\overline{I_2} - \overline{I_1}) \frac{1000}{10^6} \right]$$

the temperature value pairs for each resistor can be found as \Rightarrow Ab 273K, R = 10KSL, C = 1.592pF and the 3dB frequency = 10MHz \Rightarrow AE 350K, R = 11.771KJL, C = 1.715pF and 3dB frequency = 7.88 MHz

so the graphs will look as shown below with the 3dB frequency or cut off frequency as calculated above.

(b)

5.

PS) What is the range in the diode current?

$$I_{D} = J_{S} A \frac{V_{D}}{e^{nVt}} \quad V_{0} = 0.5 \text{ v or } 0.6$$

$$J_{3} = 10^{-15} \text{ A/u}^{2} \quad V_{0} = 26 \text{ mV}$$

$$A = 50 \text{ u}^{2}$$

The range in the diode current is between 11.241 mA - 526.179 mA

PG.) Determine the current ID. Vx = 10V A = 200 n2 Js= 10-15 A/42 Vt= 26~V

$$V_{X} = I_{0} \cdot R + V_{D}$$

$$V_{X} = I_{0} \cdot R + V_{D}$$

$$V_{X} = I_{0} \cdot R + V_{D}$$


The Since Vx is much smaller, it can be shown that the simplified diode models will not be good enough to accurately predict ID so must use diode equation

$$\mathcal{I}_{D} = \mathcal{I}_{S} A e^{\frac{V \Phi}{h V_{t}}}$$

$$\sum_{\substack{\text{eliminate} \\ V_{D}}} 520 \pi V = 2k I_{D} + h V_{t} \ln \left(\frac{I_{D}}{I_{S} A}\right)$$

with N=1, V4 = 25mV and Js A = 2E-14, solving iteratively for ID we obtain ID = 26.5 MA

8) For circuit on left Guess DI and D2 ON.




solving, obtain Vo = - 20V. must now verify

$$I_{D2} = \frac{20V}{4k} = 5mA$$
 $I_{01} = I_{A} + I_{02} = \frac{80V}{1k} + 5mA = 85mA$
thus $I_{01} > 0$ d $I_{02} > 0$ so $V_{0} = -20V$ solution is valid

For the right circuit:

I will start by assuming the middle diode is off, and the rightmost diode is on. This guess is made on the assumption that the location of the 10V source relative to the 4V source will cause currents to flow in the wrong directions. This allows us to treat the middle diode as an open circuit, giving us the following diagram.



As the 10V source drives an open circuit and the $10k\Omega$ resistor ends at an open circuit, we can neglect them. Using KVL, we can find the current through the loop using the following equation:

$$4V - (i_2 * 10k\Omega) - 0.7V - (i_2 * 10k\Omega) = 0$$

This should reduce down to $i_2=\frac{3.3V}{20k\Omega}=165\mu A$, which gives a 1.65V drop across each resistor. Additionally, this gives a voltage of 2.35V at the anode of the rightmost diode. With the 10V source at the cathode of the middle diode, this would make the voltage across the middle $10k\Omega$ resistor and diode -7.65V, meaning current would be flowing the wrong direction through the diode and confirming the initial assumption that it is off. This gives us the result of $i_2=165\mu A$.

9/10.

```
timescale 1ns/1ps
   pmodule mux4 1(in0,in1,in2,in3,en,mux sel,out);
                                                                 //initiation of module
              input in0,in1,in2,in3,en;
                                                                 //initiation of input bits
              input [1:0] mux_sel;
                                                                 //initiation of select pin for mux
                                                                // initiation of output
 6
              output reg out;
 8
              always @(*)begin
                                                                //starts for any change values
              if (en)
                              begin
                                                                 //active low input =1
10
                               out = 0;
                                                                //active low output
11
12
13
14
15
                               end
              else
                               begin
                              case(mux_sel)
                                                                // for selecting a mux pin
                               2'b00 : out = in0;
                                                                //assigning values based on select pin
                               2'b01 : out = in1;
18
19
                               2'b10 : out = in2;
                               2'b11 : out = in3;
20
                               endcase
21
23
              end
25
26
     endmodule
```

```
Ln#
                       timescale 1ns/1ps
                 2
                    module mux_4_1_tb();
                 3
                 4 🔥
                              reg [1:0] mux_sel;
                                                                            //inputs are initiated as registers
                 5
                 6 🔥
                              reg in0,in1,in2,in3,en;
                 8
                              wire out;
                                                                            //outputs are initiated as wires
                 9
                10
                               mux4_1 dut(in0,in1,in2,in3,en,mux_sel,out);
                                                                                    //initiation of dut
                11
                                        initial in0 = 0;
initial in1 = 1;
                12
                13
                14
                                        initial in2 = 0;
                15
                                        initial in3 = 1;
                                        initial en = 0;
                16
                                        initial mux_sel = 2'b00;
                17
                18
                                       always #1 mux_sel[0] = ~mux_sel[0];
always #2 mux_sel[1] = ~mux_sel[1];
                19
                20
                21
                22
                                        always #4 en = ~en;
                23
                24
                    endmodule
                25
                     26
                          Msgs
                                         0
                                                              3
                                                                     10
                                                                                                 10
/mux_4_1_tb/in1
```



```
module demux4_1(in,op0,op1,op2,op3,demux_sel,en);
                                                             //initiation of module
          input in,en;
                                                             //initiation of input pins
          input [1:0] demux_sel;
                                                             //intitiation of select pin for demux output
          output reg op0,op1,op2,op3;
                                                             //initiation of outputs
                                                             // starts for any change in values
          always @(*) begin
                           if (en) begin
                                                             // active low input = 1
                                    op0 = 0;
                                    op1 = 0;
                                   op2 = 0;
op3 = 0;
                                    end
                           else
中年早
                                    begin
                                    case(demux sel)
                                                             //for different selections the output is
                                    2'b00:begin
                                                             // received at a different pin
                                    op0 = in;
                                    op1 = 0;
                                    op2 = 0;
                                    op3 = 0;
                                    2'b01:begin
                                    op0 = 0;
                                    op1 = in;
                                    op2 = 0;
                                    op3 = 0;
                                    2'b10:begin
                                   op0 = 0;
op1 = 0;
op2 = in;
                                    op3 = 0;
                                            end
                                    2'bl1:begin
                                    op0 = 0;
                                   op1 = 0;
                                    op2 = 0;
                                    op3 = in;
                                    endcase
                                    end
                  end
- endmodule
```

```
h] /home/ha1207/ee465_verilog/demux_tb.v (/demux_tb) - Default*
           Ln#
                            timescale 1ns/1ps
                         pmodule demux_tb();
                                                                                                    //inputs are initiated as registers
                           reg [1:0] demux_sel;
                           wire op0,op1,op2,op3;
                                                                                                    //outputs are initiated as wires
                    10
11
12
13
14
15
                                     demux4_1_dut(in,op0,op1,op2,op3,demux_sel,en); //initiation of dut
                                               initial in =1;
initial en =0;
                                               initial demux sel = 2'b00;
                    16
17
18
                                               always #1 demux_sel[0] = ~demux_sel[0]; //toggle the bit 0 every cycle
always #2 demux_sel[1] = ~demux_sel[1]; //toggle the bit 1 every 2 cycles
                                               always #4 en = ~en;
                                                                                                    //toggle the enable pin every 4 clock cycles
                          endmodule
```

